

Low Cost, General-Purpose High Speed JFET Amplifier

AD825

FEATURES

High speed 41 MHz, −3 dB bandwidth 125 V/µs slew rate 80 ns settling time Input bias current of 20 pA and noise current of 10 fA/√Hz Input voltage noise of 12 nV/√Hz Fully specified power supplies: ±5 V to ±15 V Low distortion: −76 dB at 1 MHz High output drive capability Drives unlimited capacitance load 50 mA min output current No phase reversal when input is at rail Available in 8-**lead SOIC**

APPLICATIONS

CCDs Low distortion filters Mixed gain stages Audio amplifiers Photo detector interfaces ADC input buffers DAC output buffers

GENERAL DESCRIPTION

The AD825 is a superbly optimized operational amplifier for high speed, low cost, and dc parameters, making it ideally suited for a broad range of signal conditioning and data acquisition applications. The ac performance, gain, bandwidth, slew rate, and drive capability are all very stable over temperature. The AD825 also maintains stable gain under varying load conditions.

The unique input stage has ultralow input bias current and input current noise. Signals that go to either rail on this high performance input do not cause phase reversals at the output. These features make the AD825 a good choice as a buffer for MUX outputs, creating minimal offset and gain errors.

The AD825 is fully specified for operation with dual \pm 5 V and ±15 V supplies. This power supply flexibility, and the low supply current of 6.5 mA with excellent ac characteristics under all supply conditions, makes the AD825 well-suited for many demanding applications.

Rev. F Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

CONNECTION DIAGRAMS

Figure 1. 8-Lead Plastic SOIC (R) Package

Figure 2. 16-Lead Plastic SOIC (R-16) Package

Figure 3. Performance with Rail-to-Rail Input Signals

TABLE OF CONTENTS

REVISION HISTORY

SPECIFICATIONS

All limits are determined to be at least four standard deviations away from mean value. At $T_A = 25^{\circ}C$, $V_S = \pm 15$ V, unless otherwise noted. **Table 1.**

All limits are determined to be at least four standard deviations away from mean value. At $T_A = 25^{\circ}C$, $V_S = \pm 5$ V unless otherwise noted. **Table 2.**

ABSOLUTE MAXIMUM RATINGS

Table 3.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

1 Specification is for device in free air: 8-lead SOIC package: θJA = 155°C/W 16-lead SOIC package: $θ_{JA} = 85°C/W$

 \overline{a}

PIN CONFIGURATIONS

Figure 6. Maximum Power Dissipation vs. Temperature

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 7. Output Voltage Swing vs. Supply Voltage

Figure 8. Output Voltage Swing vs. Load Resistance

Figure 9. Quiescent Supply Current vs. Supply Voltage for Various Temperatures

Figure 10. Closed-Loop Output Impedance vs. Frequency

Figure 11. Unity Gain Bandwidth and Phase Margin vs. Temperature

Figure 12. Open-Loop Gain and Phase Margin vs. Frequency

Figure 15. Common-Mode Rejection vs. Frequency

Figure 16. Large Signal Frequency Response; $G = +2$

Figure 18. Harmonic Distortion vs. Frequency

Figure 20. Closed-Loop Gain vs. Frequency, Gain $= +1$

Figure 21. Closed-Loop Gain vs. Frequency, Gain = −1

Figure 22. Noninverting Amplifier Connection

Figure 23. Noninverting Large Signal Pulse Response, $R_L = 1$ k Ω

Figure 24. Noninverting Small Signal Pulse Response, $R_L = 1$ kΩ

Figure 25. Noninverting Large Signal Pulse Response, $R_L = 150 \Omega$

Figure 26. Noninverting Small Signal Pulse Response, $R_L = 150 \Omega$

Figure 27. Inverting Amplifier Connection

Figure 28. Inverting Large Signal Pulse Response, $R_L = 1$ k Ω

Figure 29. Inverting Small Signal Pulse Response, $R_L = 1$ k Ω

DRIVING CAPACITIVE LOADS

The internal compensation of the AD825, together with its high output current drive, permits excellent large signal performance while driving extremely high capacitive loads.

Figure 30. Inverting Amplifier Driving a Capacitive Load

Figure 31. Inverting Amplifier Pulse Response While Driving a 400 pF Capacitive Load

THEORY OF OPERATION

The AD825 is a low cost, wideband, high performance FET input operational amplifier.With its unique input stage design, the AD825 ensures no phase reversal, even for inputs that exceed the power supply voltages, and its output stage is designed to drive heavy capacitive or resistive loads with small changes relative to no load conditions.

The AD825 [\(Figure 32\)](#page-9-1) consists of common-drain, commonbase FET input stage driving a cascoded, common-base matched NPN gain stage. The output buffer stage uses emitter followers in a Class AB amplifier that can deliver large current to the load while maintaining low levels of distortion.

Figure 32. Simplified Schematic

The capacitor, C_F , in the output stage, enables the AD825 to drive heavy capacitive loads. For light loads, the gain of the output buffer is close to unity, CF is bootstrapped, and not much happens.As the capacitive load is increased, the gain of the output buffer is decreased and the bandwidth of the amplifier is reduced through a portion of C_F adding to the dominant pole. As the capacitive load is further increased, the amplifier's bandwidth continues to drop, maintaining the stability of the AD825.

INPUT CONSIDERATION

The AD825 with its unique input stage ensures no phase reversal for signals as large as or even larger than the supply voltages.Also, layout considerations of the input transistors ensure functionality even with a large differential signal.

The need for a low noise input stage calls for a larger FET transistor. One should consider the additional capacitance that is added to ensure stability.When filters are designed with the AD825, one needs to consider the input capacitance (5 pF to 6 pF) of the AD825 as part of the passive network.

GROUNDING AND BYPASSING

The AD825 is a low input bias current FET amplifier. Its high frequency response makes it useful in applications, such as photodiode interfaces, filters, and audio circuits.When designing high frequency circuits, some special precautions are in order. Circuits must be built with short interconnects, and resistances should have low inductive paths to ground. Power supply leads should be bypassed to common as close as possible to the amplifier pins. Ceramic capacitors of 0.1 µF are recommended.

SECOND-ORDER LOW-PASS FILTER

A second-order Butterworth low-pass filter can be implemented using the AD825 as shown in [Figure 33.](#page-10-1) The extremely low bias currents of the AD825 allow the use of large resistor values and, consequently, small capacitor values without concern for developing large offset errors. Low current noise is another factor in permitting the use of large resistors without having to worry about the resultant voltage noise.

With the values shown, the corner frequency will be 1 MHz. The equations for component selection are shown below. Note that the noninverting input (and the inverting input) has an input capacitance of 6 pF. As a result, the calculated value of C1 (12 pF) is reduced to 6 pF.

$$
CI = \frac{1.414}{2\pi f_{\text{CUTOFF}} R1}
$$

$$
C2 \left(\text{farads} \right) = \frac{0.707}{2\pi f_{\text{CUTOFF}} R1}
$$

 $R1 = R2 = User Selected (Typically 10 kΩ to 100 kΩ)$

A plot of the filter frequency response is shown in [Figure 34;](#page-10-2) better than 40 dB of high frequency rejection is provided.

Figure 33. Second-Order Butterworth Low-Pass Filter

Figure 34. Frequency Response of Second-Order Butterworth Filter

OUTLINE DIMENSIONS

CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN COMPLIANT TO JEDEC STANDARDS MS-012AA

Figure 35. 8-Lead Standard Small Outline Package [SOIC] Narrow Body (R-8) Dimensions shown in millimeters (inches)

CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN COMPLIANT TO JEDEC STANDARDS MS-013AA

Figure 36. 16-Lead Standard Small Outline Package [SOIC] Wide Body (R-16) Dimensions shown in millimeters (inches)

ORDERING GUIDE

 $1 Z = Pb$ -free part.

 \overline{a}

© 2004 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. C00876–0–10/04(F)

www.analog.com